Stats

  • Locked Locked
  • Replies 5
  • Subscribers 63
  • Views 16223
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding SP simulation for phase shifter (phase interpolator)

Jay815
Dear all,

I would like to ask a question about S-Parameter (SP) simulation for phase shifter (phase interpolator) design. I am designing a 10GHz phase shifter using I/Q interpolation (so called, Cartesian phase shifter or phase rotator). In order to see the phase shift, I ran a transient simulation and it worked as expected.

However, when I ran a SP simulation, here is some simulation information,

  1. There are two phase shifters: One’s output is reference and the other’s output is phase shifted.
  2. The input port (port#1) generates an I signal, and the output ports (port#2 and port#3) are connected to output LC loads of two phase shifters. (Of course, I have one more input port for Q signal generation)
  3. In order to see the phase difference of two phase shifter outputs, I checked the phases of S21 and S31. However, the phase difference between S21 and S31 is almost zero, which is not what I expected.

Hence, I am wondering if I cannot see the phase difference of the phase interpolation circuit with SP simulation or not. If it is possible, I am wondering what I did wrong.

For your information, when I designed a LC passive phase shifter, a SP simulation in the same manner worked fine.

Could you please advise?

Thank you so much!

Regards,

Jay
Parents

  • Jay,

    For the first question, the "phase for Sinusoid" is only relevant when you are generating a sinusoid - so in large signal analyses such as tran. For sp analysis you are not generating a large signal sine wave, so this is not used.

    For the second question I am not the right person to ask - it's been a long time since I was last testing designs on the bench (18 years?) - apart from the odd hobby thing at home, and even then not sure I ever used a VNA.

    Regards,

    Andrew.

Reply

  • Jay,

    For the first question, the "phase for Sinusoid" is only relevant when you are generating a sinusoid - so in large signal analyses such as tran. For sp analysis you are not generating a large signal sine wave, so this is not used.

    For the second question I am not the right person to ask - it's been a long time since I was last testing designs on the bench (18 years?) - apart from the odd hobby thing at home, and even then not sure I ever used a VNA.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.