• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. [help] pll simulation in spectre

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 63
  • Views 20160
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

[help] pll simulation in spectre

reddevil011
reddevil011 over 11 years ago

I am trying to run a PSS analysis of a closed-loop PLL in spectre, but encounter   converge problems.

Is it possible to run a PSS analysis of a closed-loop PLL?

thanks! 

  • Cancel
Parents
  • reddevil011
    reddevil011 over 11 years ago

    thanks, Andrew.  I managed to simulate s-domain model of closed-loop PLL. But now my PLL is formed as follows:

    integer-N PLL;

    ideal PFD&CP, Loop filter and divider model written in veriloga language;

    implimenting real VCO schematic.

    And I am trying to run a PSS and Pnoise analysis of this PLL to estimate the VCO's pnoise contributition, but always failed in PSS analysis. simulation log shows that Converge  problems exits.

     I also run a trans analysis of this PLL. The result shows that the input voltage of VCO has small ripples when PLL is locked. The ripple voltage is 400uVpp.  Is it the reason why PSS analysis has converge problems?

     regards.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • reddevil011
    reddevil011 over 11 years ago

    thanks, Andrew.  I managed to simulate s-domain model of closed-loop PLL. But now my PLL is formed as follows:

    integer-N PLL;

    ideal PFD&CP, Loop filter and divider model written in veriloga language;

    implimenting real VCO schematic.

    And I am trying to run a PSS and Pnoise analysis of this PLL to estimate the VCO's pnoise contributition, but always failed in PSS analysis. simulation log shows that Converge  problems exits.

     I also run a trans analysis of this PLL. The result shows that the input voltage of VCO has small ripples when PLL is locked. The ripple voltage is 400uVpp.  Is it the reason why PSS analysis has converge problems?

     regards.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information