• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Please help! RFDE simulation error

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 63
  • Views 15490
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Please help! RFDE simulation error

Simon87
Simon87 over 10 years ago

Hi All,


I am using rfde to simulate a circuit with transformers and self designed inductors. However, when I'm doing post layout simulation using ADSsim of RFDE, I got a warning which says "Warning detected by hpeesofsim in Bsource `I1.I77_esdndsx1.grtlp' during DC analysis `Tran1'.
    SYM warning: Zero to a non-positive exponent." Then the simulation goes to several iteration and stuck there forever.

I noticed that the "esdndsx1" in the warning comes from the pad, but other students in my lab is using the same pad, and also runing ADSsim, but see no warning or error like this. The whole log is shown below. Anyone please help me? Thanks a lot.

hpeesofsim (*) 410.shp Mar 17 2014 (64-bit built: 03/17/14 19:07:27)
Copyright Agilent Technologies, 1989-2014.
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/coupled_cpw.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/hacap.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/mvcap.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/esd_modules.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/esdnsh_spe.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/gsnap.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/pdk/ibm130nm/IBM_PDK/cmrf8sf/V1.8.0.4DM/Spectre/models/single_cpw.va'
 compiled source cache is valid
Processing VAMS source '/byunlab/ics/project/ibm130nm/xiaoyanw/rfw_i130/beh_prbs_rand_jit/veriloga/veriloga.va'
 compiled source cache is valid

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vds_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 219.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vgs_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 220.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vgd_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 221.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vgb_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 222.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vbs_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 223.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vbs_chkfwd' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 224.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vbd_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 225.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfet.<ConditionalCircuit>.vbd_chkfwd' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet.scs' at, or just before, line 227.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfetpsp.<ConditionalCircuit>.vds_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet_psp.scs' at, or just before, line 209.

Warning detected by hpeesofsim during netlist parsing.
    Skipping instance `dgnfetpsp.<ConditionalCircuit>.vgs_check' of type `assert',
    In file `/byunlab/ics/project/ibm130nm/yuey/models/dgnfet_psp.scs' at, or just before, line 210.

NXP SiMKit (ver. 4.1 (4.1))

Analog module platform compile:
    [3] amswork.mosvarcap (valid object cache, no platform compile required )
    [4] amswork.It2_monitor (valid object cache, no platform compile required )
    [9] amswork.beh_prbs_rand_jit (valid object cache, no platform compile required )
    Analog module design library exists, no link required.
Done with exporting devices.

Warning detected by hpeesofsim in topology check during circuit set up.
    Number of nodes with no DC path to ground (topology corrected): 393


COMPONENT : I6.Sport1
    Characterizing to 60 GHz
    Use an adaptive sample spacing of 234.4 MHz.

COMPONENT : I7.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

Warning detected by hpeesofsim during TRAN analysis `Tran1'.
    COMPONENT : `I7.Sport1'
       DC data are provided but the imaginary parts are not zero.

COMPONENT : I12.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

Warning detected by hpeesofsim during TRAN analysis `Tran1'.
    COMPONENT : `I12.Sport1'
       DC data are provided but the imaginary parts are not zero.

COMPONENT : I5.Sport1
    Characterizing to 60 GHz
    Use an adaptive sample spacing of 1.875 GHz.

COMPONENT : I9.I57.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I55.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I9.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I25.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I29.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I45.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I51.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I49.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I52.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

COMPONENT : I9.I0.Sport1
    Characterizing to 40 GHz
    Use an adaptive sample spacing of 625 MHz.

Warning detected by hpeesofsim in Bsource `I1.I77_esdndsx1.grtlp' during DC analysis `Tran1'.
    SYM warning: Zero to a non-positive exponent.


TRAN Tran1[1] <input.ckt>   time=(0 s->40 ns)

  iter = 1   RHS I= 3.096e-05 V= 3.369e-08 k fail RHS V[I1.I66_I2_mixer_CM0.l1.i]= 1.250e-06 (1.2x)  dV= 8.536e-13 dI= 6.242e-08
  iter = 2   RHS I= 3.068e-07 V= 7.094e-14
  iter = 1   RHS I= 3.787e-07 V= 1.097e-13  dV= 1.394e-15 dI= 4.375e-07
  iter = 2   RHS I= 1.383e-07 V= 5.971e-14
  iter = 1   RHS I= 4.292e-07 V= 1.103e-13  dV= 3.770e-15 dI= 5.926e-07
  iter = 2   RHS I= 5.110e-08 V= 1.705e-14
  iter = 1   RHS I= 2.210e-07 V= 5.049e-14  dV= 4.965e-15 dI= 7.255e-07
  iter = 2   RHS I= 1.677e-08 V= 6.642e-15
  iter = 1   RHS I= 2.117e-05 V= 1.305e-07 k fail RHS I[net024]= 6.305e-05 (3.5x)  dV= 5.520e-13 dI= 1.364e-07
  iter = 2   RHS I= 2.927e-07 V= 9.308e-13 k fail RHS I[I1.I2_I4_I5_avD2_21.g]= 1.740e-09 (5.5x)  dV= 4.492e-16 dI= 3.054e-08
  iter = 3   RHS I= 2.942e-07 V= 6.967e-13
  iter = 1   RHS I= 5.452e-07 V= 1.196e-12  dV= 3.034e-15 dI= 8.682e-07
  iter = 2   RHS I= 1.628e-07 V= 4.637e-14
  iter = 1   RHS I= 4.461e-07 V= 1.022e-12  dV= 3.624e-15 dI= 1.141e-06
  iter = 2   RHS I= 4.368e-08 V= 5.110e-14
  iter = 1   RHS I= 3.169e-07 V= 9.313e-14  dV= 5.349e-15 dI= 1.184e-06
  iter = 2   RHS I= 1.759e-08 V= 2.037e-14
  iter = 1   RHS I= 2.991e-05 V= 2.326e-07 k fail RHS I[rftx1_p]= 1.695e-05 (1.8x)  dV= 8.654e-13 dI= 6.790e-05
  iter = 2   RHS I= 2.231e-07 V= 9.450e-13 k fail RHS I[I1.I2_I3_I0_avD2_63.g]= 8.165e-09 (2.3x)  dV= 4.137e-16 dI= 3.662e-08
  iter = 3   RHS I= 3.305e-07 V= 7.094e-13
  iter = 1   RHS I= 5.075e-05 V= 3.666e-12  dV= 6.019e-13 dI= 3.857e-04
  iter = 2   RHS I= 1.204e-07 V= 3.964e-13
  iter = 1   RHS I= 1.103e-04 V= 9.182e-13  dV= 2.855e-15 dI= 5.432e-04
  iter = 2   RHS I= 4.871e-08 V= 5.905e-14
  iter = 1   RHS I= 1.103e-04 V= 4.471e-13  dV= 4.726e-15 dI= 5.432e-04
  iter = 2   RHS I= 1.476e-08 V= 2.496e-14
  iter = 1   RHS I= 2.988e-05 V= 1.943e-07 k fail RHS I[rftx1_p]= 2.253e-05 (2.4x)  dV= 1.064e-12 dI= 6.127e-05
  iter = 2   RHS I= 1.766e-07 V= 2.670e-12 k fail RHS I[I1.I2_I4_I0_avD2_63.g]= 1.048e-08 (2.9x)  dV= 4.637e-16 dI= 2.617e-08
  iter = 3   RHS I= 2.567e-07 V= 2.516e-12
  iter = 1   RHS I= 3.733e-05 V= 6.579e-12  dV= 1.068e-12 dI= 3.064e-04
  iter = 2   RHS I= 1.162e-07 V= 1.107e-12
  iter = 1   RHS I= 9.954e-05 V= 3.936e-12  dV= 2.694e-15 dI= 4.902e-04
  iter = 2   RHS I= 5.175e-08 V= 6.604e-13
  iter = 1   RHS I= 9.953e-05 V= 1.432e-12  dV= 5.076e-15 dI= 4.902e-04
  iter = 2   RHS I= 1.502e-08 V= 3.902e-13
  iter = 1   RHS I= 3.617e-05 V= 1.564e-06 k fail RHS I[net024]= 2.250e-04 (13x)  dV= 1.351e-12 dI= 1.681e-08
  iter = 2   RHS I= 1.864e-07 V= 2.688e-12 k fail RHS I[I1.I2_I4_I5_avD2_21.g]= 7.715e-10 (2.4x)  dV= 3.799e-16 dI= 2.284e-08
  iter = 3   RHS I= 1.467e-07 V= 3.264e-13
  iter = 1   RHS I= 3.870e-07 V= 6.126e-12  dV= 1.255e-15 dI= 1.638e-07
  iter = 2   RHS I= 1.223e-07 V= 9.046e-13
  iter = 1   RHS I= 2.652e-07 V= 8.412e-13  dV= 2.716e-15 dI= 3.314e-07
  iter = 2   RHS I= 4.515e-08 V= 1.303e-13

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Since RFDE is a product from Keysight Technologies (formerly part of Agilent Technologies), you'd probably be better off asking this question on one of their forums rather than a Cadence forum. For example the ADS Forum.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Since RFDE is a product from Keysight Technologies (formerly part of Agilent Technologies), you'd probably be better off asking this question on one of their forums rather than a Cadence forum. For example the ADS Forum.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information