• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Passing string parameters into Verilog functional view

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 63
  • Views 15680
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Passing string parameters into Verilog functional view

Frank Opteynde
Frank Opteynde over 10 years ago

I want to pass a string parameter to a behavioural description.

In Spectre Veriloga, this works fine as follows:
  * in the veriloga view of 'block1', I include the line: parameter string string123 = "abcd";
  * in the schematic one level higher:  edit properties of 'block1' => set parameter 'string123' to 'StringParameter'
  * in the Spectre ADE viewEdit Variables => define a variable 'StringParameter' and set it to 'TheValueIWant'  (a text string without quotes).
  * As a result, variable 'StringParameter' is set to 'TheValueIWant' and this value is passed to parameter 'string123' of circuit 'block1'

As said, in spectre verilogA, this works fine.

But now, I want to do the same for a functional Verilog view in ams:
  * in the functional view of 'block1', I include line: parameter  string123 = "abcd";
  * in the schematic one level higher:  edit properties of 'block1' => set parameter 'string123' to 'StringParameter'
  * in the spectre ADE view: Edit Variables => define a variable 'StringParameter' and set it to 'TheValueIWant' (a text string without quotes).
 
Result: first, I get an error " undefined variable 'TheValueIWant' "
Then, I place the string 'TheValueIWant' between double quotes ("'TheValueIWant'")
But this does not work:  the parameter 'string123' gets the value 'StringParameter' (litterally, as a string) and not 'TheValueIWant'. 
In other words, the NAME of parameter 'string123' is passed to the Verilog description instead of its VALUE.


How can I solve this?

best regards,

Frank

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information