• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Verilog A code with lookup table

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 64
  • Views 22183
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Verilog A code with lookup table

Gold
Gold over 9 years ago

Hai,

I have a doubt in TFET based Mixer circuit design. Actually I have downloaded InAs TFET model generated by PennState University. This model is having verilog A code and lookup table for current and capacitance values. I am trying to use this model in cadence virtuoso. I did DC and AC analysis. Is it possible to find pss, pac analysis for mixer circuit using InAs TFET model?

Thank you.

  • Cancel
Parents
  • Gold
    Gold over 9 years ago

    Hai Andrew,Thanks for your reply. The verilog A code is:

    analog begin
    Ids=$table_model(V(d,s), (V(g,s)), "IdVg-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");
    Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");
    Cgs=$table_model(V(d,s), (V(g,s)), "CGS-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");

    if(analysis("dc")) begin
        I(d,s) <+ 1*Ids*W;
    end
    else begin
      if(analysis("tran")) begin
          Qgd = (W*1*Cgd)*(V(g,d));
          Qgs = (W*1*Cgs)*(V(g,s));
          Qg=Qgs+Qgd;
          I(d,s) <+ 1*Ids*W ;
          I(d) <+ ddt(-1*Qgd);
          I(s) <+ ddt(-1*Qgs);
          I(g) <+ ddt(Qg);
      end
    end

    In my point of view, according to code, we can run only 'dc' and 'tran' analysis of the mixer circuit. Is it correct?

    If I want to find pss and pac analysis for the mixer circuit, what can I do?

    Pls suggest me..

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Gold
    Gold over 9 years ago

    Hai Andrew,Thanks for your reply. The verilog A code is:

    analog begin
    Ids=$table_model(V(d,s), (V(g,s)), "IdVg-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");
    Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");
    Cgs=$table_model(V(d,s), (V(g,s)), "CGS-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");

    if(analysis("dc")) begin
        I(d,s) <+ 1*Ids*W;
    end
    else begin
      if(analysis("tran")) begin
          Qgd = (W*1*Cgd)*(V(g,d));
          Qgs = (W*1*Cgs)*(V(g,s));
          Qg=Qgs+Qgd;
          I(d,s) <+ 1*Ids*W ;
          I(d) <+ ddt(-1*Qgd);
          I(s) <+ ddt(-1*Qgs);
          I(g) <+ ddt(Qg);
      end
    end

    In my point of view, according to code, we can run only 'dc' and 'tran' analysis of the mixer circuit. Is it correct?

    If I want to find pss and pac analysis for the mixer circuit, what can I do?

    Pls suggest me..

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information