• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. PSS analysis for 0.13um CMOS LNA design suddenly stop at...

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 63
  • Views 15994
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PSS analysis for 0.13um CMOS LNA design suddenly stop at 10 percent

encik RFIC
encik RFIC over 9 years ago

Hye, i am currently working on a design of LNA in 0.13um CMOS. Im done with s parameter and NF part and now Im trying to obtain a result from pss analysis for 1db compression Point and and IIP3. The bandwidth of this LNa is starting from 3G to10G hz. When Im doing the PSS analysis, its suddenly stop at 10 percent of iteration, meaning to say if we give the prf variable staring from -40 dBm to 0 dBm it only run until -36 dBm and the condition on ADE is turn to ready.

Please kindly help me. have try so many thing but nothing seems to work. really needs help here.
together with this thread im attached the screeshot of the output log,properties of input port, and pss analysis setting.

  • Cancel
Parents
  • encik RFIC
    encik RFIC over 9 years ago

    you did mention about the size of circuit, how it is affect the PSS analysis ? 
    i attached the schematic here...maybe you can figure something out from that..still trying to simulate the linearity properties here...the reason why im using older version is that i am  a student and only this version that my university provided...so we need to put out the choice of using newer version to simulate the 1 db compression point and the input IP3

    your advice is very much appreciated sir...please help me

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • encik RFIC
    encik RFIC over 9 years ago

    you did mention about the size of circuit, how it is affect the PSS analysis ? 
    i attached the schematic here...maybe you can figure something out from that..still trying to simulate the linearity properties here...the reason why im using older version is that i am  a student and only this version that my university provided...so we need to put out the choice of using newer version to simulate the 1 db compression point and the input IP3

    your advice is very much appreciated sir...please help me

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information