• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Issue with Plot of Fmax of MOS Transistor

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 62
  • Views 13858
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Issue with Plot of Fmax of MOS Transistor

girishadesto
girishadesto over 9 years ago

Hello There,

I am trying to simulate  Fmax of MOS transistor.  for this I am following Art's  guideline  - from post "Measuring Transistor fmax"

When I plot Gumx from ADE direct plot. I see kind of weird graph. Could you please let me know what is problem with it ?

Measuring Transistor fmax
Measuring Transistor fmax

Attached : Schematic & Gumx graph

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information