Stats

  • Locked Locked
  • Replies 0
  • Subscribers 62
  • Views 13039
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Gate resistance effect in simulation

engrvip

In MOS models available with me, gate resistance is not modeled.  For RF designs since gate resistance values are important, is there


any other way to calculate this value for a fixed size transistor ?


And is it fine if I put this Resistance in series with gate and then do input matching for this MOS ?

Can extraction tool like QUANTUS QRC help me in someway to extract this gate resistance from layout ?

Regards

Vipul

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.