• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Query regarding the Verilog-A code given under "Modeling...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 63
  • Views 2535
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Query regarding the Verilog-A code given under "Modeling Oscillators with Arbitrary Phase Noise Profiles"

RFStuff
RFStuff over 8 years ago

Dear All,

I was trying to understand the Verilog-A code given under "Modeling Oscillators with Arbitrary Phase Noise Profiles" .

( see the link  http://support.cadence.com/wps/myportal/cos/COSHome/viewsolution/!ut/p/a1/nY_LDoIwEEW_hQ8wnUKhsKyPgKWBqBhpNwYiMY28guDCrxeMiSs1cXYzOXNmLlIoRarObvqc9bqps3LqlXNc4xXBQQzc99gCGNAN34fYDKk9AnIE4EMx-LV_QOqJfDHI8QR9O1whPGB-6GwDmlgQU7Svm64an91NrlNRtELXFyT7biimybUphylONFR50SGJMaW24zovsR0sCXDAPJ6bFFiQEJ9EAkNs_i1uqxRmsnItW-d3ZhgPAm41FA!!/dl5/d5/L2dBISEvZ0FBIS9nQSEh/ )

 


I want to know the meaning of the two lines present in that verilog-A code:-  ( What they are meant for ?)

isource #(.type("sine"), .ampl(`pow2v(`dbm2pow(power),rout)/rout), .freq(freq) ) is1(gnd,out);

vsource #(.type("sine"), .ampl(`pow2v(`dbm2pow(power),rout)/rout), .sinephase(-90), .freq(freq) ) vs1(gnd,int);

 

 


The code is as below:-

`define db10_real(x) pow(10, (x)/10)

`define dbm2pow(x) `db10_real( ((x)-30) )

`define pow2v(x,r) sqrt(8*(r)*(x))

module oscwphnoise(out, ph);

inout out;

input ph;

electrical out;

electrical ph;

electrical gnd;

ground gnd;

electrical int;

parameter real power = 10 ;

parameter real rout = 50 ;

parameter real freq = 1e+09 ;

isource #(.type("sine"), .ampl(`pow2v(`dbm2pow(power),rout)/rout), .freq(freq) ) is1(gnd,out);

vsource #(.type("sine"), .ampl(`pow2v(`dbm2pow(power),rout)/rout), .sinephase(-90), .freq(freq) ) vs1(gnd,int);

analog begin

I(out) <+ -V(int)*V(ph);

I(out) <+ V(out)/rout;

end

endmodule
  • Cancel
Parents
  • RFStuff
    RFStuff over 8 years ago
    To add to the above query:- Is it some folding is happening ( Unless the PORT method automatically makes the noise profile to very very low value beyond half-Oscilation frequency)
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • RFStuff
    RFStuff over 8 years ago
    To add to the above query:- Is it some folding is happening ( Unless the PORT method automatically makes the noise profile to very very low value beyond half-Oscilation frequency)
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information