• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Phase Noise Analysis on a Gated Ring Oscillator

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 63
  • Views 14250
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Phase Noise Analysis on a Gated Ring Oscillator

bvanbockel
bvanbockel over 6 years ago

I am designing a Gated Ring Oscillator (GRO), To be used in a Time to Digital Converter (TDC).
To get an idea about the performance of the GRO, I would like to perform a phase noise analysis.

I already did some phase noise measurements using PSS and PNOISE from a regular ring oscillator, this work fine.
The challenge with the GRO is that the free running ring oscillator (1.127 GHz) is only enabled for a small period in time, this at a frequency of a the input reference clock (50MHz)

Running the PSS simulation on this circuit always ends up not able to converge. Is there someone that already performed phase noise measurements on a GRO?

  • Cancel
  • ShawnLogan
    ShawnLogan over 6 years ago

    Dear bvanbockel,

    Is there a reason you cannot operate the ring VCO in its enabled state and use that data? I am trying to think of a mechanism where the phase noise will be different on a transient basis from its steady-state value and nothing is coming to mind. There will, of course, be some frequency drift relative to its steady-state frequency, but I don't think that will effect phase noise at any relevant offset frequencies. There will also be a start-up and power-down transient. However, that neither of those appears to impact phase noise as the phase noise is only defined about some carrier frequency and not a frequency "chirp". Perhaps it might help me understand (anyway) why you believe a pss simulation of the gated VCO is necessary in its gated mode of operation. In other words, what exactly are you trying to quantify about your TDC?

    Sorry I can not think of any better response!

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information