Stats

Locked Locked
Replies 1
Subscribers 63
Views 13733
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

icc.rules in cadence 6.1.7

Hi,

I am using virtuoso 617 to do the auto-route by chip assembly router. However, there are some drc errors. I found out online that designer can import icc.rules file to define minimum width and spacing at old version like viruoso 5141. However, I can locate a place where I can import icc.rules file at virtuoso 6.1.7. Can anybody help me or this version has automatically applied icc.rules?

Thanks

Andrew Beckett over 5 years ago

The Chip Assembly Router uses contraint groups to define the rules under Open Access, and not a standalone icc.rules file. There is a flow to translate the icc.rules into a constraint group - see How to translate multiple rule files of VCAR in one go from CDB to OA using cdb2oa for more details.

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.