• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. The values of RD and RS in small-signal MOSFET model

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 63
  • Views 16535
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

The values of RD and RS in small-signal MOSFET model

Hensin
Hensin over 5 years ago

Hello,

The following figure depicts the small-signal MOSFET mode of a transistor. Rd and Rs represent the ohmic resistance of the drain and source, respectively. It seems that they are only dependent on technology and the transistor's length and width. I used the ADE L in Virtuso to implement the simulation and printed the DC operating points of a transistor, but the values of Rd and Rs cannot be found in the result.

If Rd and Rs are in the result list, what are the name of them? 

If Rd and Rs are not in the result list, where can I find the exact values of them?

Thanks 

              

  • Cancel
Parents
  • ShawnLogan
    ShawnLogan over 5 years ago

    Dear Hensin,

    Hensin said:
    Rd and Rs represent the ohmic resistance of the drain and source, respectively. It seems that they are only dependent on technology and the transistor's length and width. I

    It is quite difficult to include a "general" estimate of a MOS device's drain and source resistance in a schematic based model since, a you noted, their values are highly dependent on the physical dimensions of the drain and soure. Further, they also may include contact resistances. The resistance of a "contact" will depend on the number of contacts, the metal layers of the contacts, and their physical shape - all of which are all highly variable. Often a set of MOS  "macro" models is offered that consists of the basic BSIM model in addition to a wrapper containing estimates for the added source and drain resistances, gate capacitances, etc... to better model a post-layout environment. As such, the model parameters displayed in your post do not contain the source and drain resistances. You might check with your modeling team to see if a device macro model is available for your technology. Alternately, include discrete resistors in your schematic in series with the device source and drain terminals to study the impact of their values on your circuit's performance.

    I hope this helps Hensin,

    Shawn

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
  • Hensin
    Hensin over 5 years ago in reply to ShawnLogan

    Dear Shawn,

    Thank you so much for your detailed explanation. It is really helpful.

    Zhenxin

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Hensin
    Hensin over 5 years ago in reply to ShawnLogan

    Dear Shawn,

    Thank you so much for your detailed explanation. It is really helpful.

    Zhenxin

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information