• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. matching network problem in cadence virtuoso

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 63
  • Views 16207
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

matching network problem in cadence virtuoso

robert 21
robert 21 over 5 years ago

Hello, i have built a matching network of 13dB gain and  NF as shown bellow step by step.(including all the plots and matlab )

its just not working at all,i am doing it exacly by the thoery

taking a point inside the circle-> converting its gamma to Z_source->converting gamma_s into gamma_L with the formulla bellow as shown in the matlab->converting the gamma_L into Z_L-> building the matching network for conjugate of Z_L and Z_c.Its just not working.

where did i got  wrong?

Thanks.

gamma_s=75.8966*exp(deg2rad(280.88)*i);
z_s=gamma2z(gamma_s,50);
s11=0.99875-0.03202*i
s12=721.33*10^(-6)+8.622*10^(-3)*i
s21=-188.37*10^(-3)+30.611*10^(-3)*i
s22=875.51*10^(-3)-100.72*10^(-3)*i
gamma_L=conj((s22+(s12*s21*gamma_s)/(1-s11*gamma_s)))
z_L=gamma2z(gamma_L,50)

  • Cancel
Parents
  • robert 21
    robert 21 over 5 years ago

    Hello,The matching network tottaly ruins the biasing point(which was in saturation before addind the matching networks as show bellow)
    What should i do?
    We could add some biasing VDC source separatly to the port (with a DC BLOCK capacitor) but the added capacitance will distort the matching network.
    So the question comes to what capacitor should i add in series to VDC so it will not distort my matching network?
    or is there some other method?


    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • robert 21
    robert 21 over 5 years ago

    Hello,The matching network tottaly ruins the biasing point(which was in saturation before addind the matching networks as show bellow)
    What should i do?
    We could add some biasing VDC source separatly to the port (with a DC BLOCK capacitor) but the added capacitance will distort the matching network.
    So the question comes to what capacitor should i add in series to VDC so it will not distort my matching network?
    or is there some other method?


    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information