Stats

  • Locked Locked
  • Replies 0
  • Subscribers 63
  • Views 12657
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

(Multi-modulus) divider phase noise simulation

Nikos21

Hello everyone,
Sorry if I missed the topic and the question is already answered.

I want to simulate the phase noise contribution of an MMD used in a frequency synthesizer. For the purpose of simulation, the division is integer ( divide by N ). I use PSS and add Beat frequency to be Fvco/N ( where Fvco is the vco output frequency ).
Also i add harmonics to be 5*N ( that would equal to 5 harmonics of Fvco).

Then in Pnoise simulation , I use 10 maximum sidebands and add the voltage nodes I am interested in ( output nodes of MMD ). Im measuring relative harmonic 1 also.

Is this the correct way to simulate a divider or am I missing something?

Thank you in advance

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.