• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. timeaverage and sample(jitter)

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 64
  • Views 12438
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

timeaverage and sample(jitter)

3peaklvlu
3peaklvlu over 3 years ago

Hi there,

I am trying to understand the difference and correlation between timeaveraging and sampled jitter method.

For sampling jitter, it calculates noise at particular threshold point. And for time averaging it calculates noise with AM and PM, whether the noise varies signal's amplitude or phase.

So I simulate jitter of one inverter, get result of PSD_pm0 and PSD_pm1,which are rising edge and falling edge pm jitter results .

Then I add a limiter(comparator in ahdlLib) at inverter output, simulating its harmonic 1st's USB/LSB noise in dBc/Hz using time averaging, at this moment there is no AM noise. 

Further more, I simulate PMOS or NMOS's noise contribution by using analog option, and get result PSD_pmos and PSD_nmos.

I guess PSD_pm0= PSD_pmos and PSD_pm1= PSD_nmos but what I get is  PSD_pm0= PSD_pmos+6dB and PSD_pm1= PSD_nmos+6dB

my working environment is ic618.

 

Best regards,

Lu Lv

  • Cancel
  • Tawna
    Tawna over 3 years ago

    Pnoise timeaverage will not produce the same results as pnoise sampled(jitter) for a driven circuit. 

    Noise Type = timeaverage measures the average noise at all time points in the PSS fundamental (1 cycle).

    Noise Type = sampled is for circuits with sharp transition edges.  Sampled pnoise measures the noise power at a specific event (time point on the waveform).

    • Timeaverage phase noise and edge phase noise (sampled pnoise) evaluate two different types of noise, thus they are not expected to be the same.
    • Timeaverage Phase noise evaluates the average phase noise along the waveform, while Sampled edge phase noise calculates the phase noise at a specific time point defined using the jitter event.
    • However, pnoise=timeaverage phase noise can be equal to pnoise=sampled Edge phase noise under specific assumptions
      • The output signal has very small and negligible AM noise and additive Phase noise.
      • The output large signal is a pure sinusoidal waveform.
      • The above assumptions are typically valid in oscillators with pure sine wave and negligible AM noise (often, AM is small when looking at near-carrier phase noise)

    best regards,

    Tawna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • 3peaklvlu
    3peaklvlu over 3 years ago in reply to Tawna

    I know sampled jitter and timeaverage are different, so I add a limiter(comparator in ahdlLib) when I run timeaverage, AM noise hall be eliminated. The result shows AM noise level is way much smaller than than PM noise(50dB difference). 

    From this moment, I think pnoise=timeaverage phase noise can be equal to pnoise=sampled Edge phase noise. Does the output signal have to be pure sine wave?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Tawna
    Tawna over 3 years ago in reply to 3peaklvlu

    If this is a driven circuit, timeaverage phase noise will not equal sampled(jitter) edge phase noise.

    The only time you will see ttimeaverage phase noise = sampled(jitter) edge phase noise is when you have a sinusoidal oscillator and negligible AM noise.

    I filed a Case with Customer Support on your behalf.  Has the Application Engineer gotten back with you?  (Spoiler alert:  They're going to tell you the same thing. :-) )

    best regards,

    Tawna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • 3peaklvlu
    3peaklvlu over 3 years ago in reply to Tawna

    What if I need to check the phase noise spectrum around 1st harmonic with both rising edge and falling edge?

    For example, I am working on a LO circuit.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • 3peaklvlu
    3peaklvlu over 3 years ago in reply to Tawna

    Hi Tawna,

    My email is niu.yaoqi@3peakic.com.cn, so AE can reach me out.

    Regards,

    Lu Lv 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Tawna
    Tawna over 3 years ago in reply to 3peaklvlu

    Hi Lu Lv, 

    I've escalated your Case so an AE should be reaching out to you in the next 24 hours.

    best regards,

    Tawna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • csn165309964
    csn165309964 over 3 years ago

    I think a clock with jittery rising edge could be modeled as below. Sampled(jitter) pnoise analysis would yield n(t).
    sin(wt + n(t) (cos(wt)+1)/2)
    When n(t)<<1, it can be approximated as below.
    sin(wt + n(t)/2) + n(t)/4 + cos(2wt) n(t)/4
    Time average pnoise analysis around the fundamental would yield n(t)/2. The remaining is at baseband and around the second harmonic.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information