• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. DC Bias point of Spice model in EM Extract (AWR MWO)

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 5892
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DC Bias point of Spice model in EM Extract (AWR MWO)

mjgaa
mjgaa over 1 year ago

Dear all, 

I have a simulation of an amplifier circuit (PCB) that consists of some lumped parameters and a nonlinear device. 

As soon as the EM Extract block is enabled the DC bias (DCVS block) voltage does not apply any current and thus the transistor model (SPICE) does not work. 

How can I fix this problem? (For now I include DC into my simulation) 

Second problem but not as important as the first one is that as soon as I hit run the EM Model gets overwritten and therefore I cannot change things before simulation. 

What I want is to set the ports to connect to lower and draw a GND plane beneath the circuit because I have 4L substrate.

  • Cancel
Parents
  • David Webster
    David Webster over 1 year ago

    Hi Mjgaa,

    I sent you a request on the forums to send me the project you are using so I can take a look.

    For the first issue you are running into, the first place I would look at is the extracted layout to make sure that the extraction did not break the connectivity.

    As for the second issue, the port type can be changed by going to the settings in the extraction block and looking at the secondary settings.

    To draw a GND plane, simply draw it in the 2D layout of the schematic you want to extract, and then enable both the extraction setting and the Group Name in the shape properties.



    You can find more information on Extraction in Chapter 11 of the Simulation guide.

    Thanks,

    David Webster

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • David Webster
    David Webster over 1 year ago

    Hi Mjgaa,

    I sent you a request on the forums to send me the project you are using so I can take a look.

    For the first issue you are running into, the first place I would look at is the extracted layout to make sure that the extraction did not break the connectivity.

    As for the second issue, the port type can be changed by going to the settings in the extraction block and looking at the secondary settings.

    To draw a GND plane, simply draw it in the 2D layout of the schematic you want to extract, and then enable both the extraction setting and the Group Name in the shape properties.



    You can find more information on Extraction in Chapter 11 of the Simulation guide.

    Thanks,

    David Webster

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information