Stats

State Not Answered
Replies 0
Subscribers 11
Views 3420
Members are here 0

UVM RAL

I'm trying to use UVM RAL to write a single register field without affecting the other fields, but it seems it is not possible unless some specific hardware is implemented.

But since task uvm_reg_field::write is provided in UVM environment, I think I'm missing some sw setting rather than HW. I have tried with .individually_accessible option but with no effect.

Please let me know if any suggestion!

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.