• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Difference between PACK_TYPE and JEDEC_TYPE Locked

    13026 views
    0 replies
    Started over 9 years ago
    by CGeiler
  • Discussion

    What do you think of China PCB manufacturer Locked

    12868 views
    2 replies
    Latest over 9 years ago
    by ivy tian
  • Discussion

    Allegro trimming silkscreen Locked

    15843 views
    6 replies
    Latest over 9 years ago
    by tmd63
  • Discussion

    Problems with SKILL in Allegro 17.2

    14937 views
    6 replies
    Latest over 9 years ago
    by WickedWonder
  • Discussion

    Traces constantly becoming disconnected from pads for unknown reason. Locked

    14660 views
    4 replies
    Latest over 9 years ago
    by wdecook
  • Discussion

    Mechanical cutout in multilayer pcb Locked

    13969 views
    1 reply
    Latest over 9 years ago
    by steve
  • Discussion

    SPB 172? Locked

    15801 views
    7 replies
    Latest over 9 years ago
    by UlfK
  • Discussion

    can't reduce upper y extent Locked

    2621 views
    3 replies
    Latest over 9 years ago
    by oldmouldy
  • Discussion

    Design Entry HDL SKILL, PACK_TYPE, VALUE, cnSkill commands

    13903 views
    1 reply
    Latest over 9 years ago
    by BethHP
  • Discussion

    Uniform Via Stitching along the RF trace, below the thermal pads of IC and throughout the board Locked

    12310 views
    0 replies
    Started over 9 years ago
    by VRN69
  • Discussion

    Netlist Aborting in allegro PCB editor 16.5 Locked

    19704 views
    3 replies
    Latest over 9 years ago
    by jayesh1808
  • Discussion

    Renumber pin in PCB Editor Locked

    16260 views
    4 replies
    Latest over 9 years ago
    by rrsquez
  • Discussion

    Vias in BGA routing Locked

    13291 views
    0 replies
    Started over 9 years ago
    by true wanderer
  • Discussion

    add component in Design Entry

    12830 views
    1 reply
    Latest over 9 years ago
    by BethHP
  • Discussion

    How do we transform BRD file to EAGLE file? Locked

    13251 views
    2 replies
    Latest over 9 years ago
    by ivy tian
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information