Stats

  • Replies 1
  • Subscribers 67
  • Views 12926
  • Members are here 0
More Content

BGA Design with a Die Cavity

TimR

I am working on a BGA desgin where the die is placed in a cavity.  Is there a way to create a cavity in the cross-section in APD 16.2?

Parents
  • Start by defining the substrate cross section and the cavity outline in your substrate, like a shape outline. Typically there will be a bed for defining the “bottom” of the cavity.  You would need to move that bed from the top conductor to the inner layer that would be defined as the bed where the die would sit.So for instance, you would move it “y distance down on the vertical axis ” or for example “-200um” down from your top conductor.•          To move the die, change the property value of the PACKAGE_HEIGHT_MIN and PACKAGE_HEIGHT_MAX attached to the class/subclass “Component Geometry/PLACE_BOUND_TOP” of the die.•          That value should correspond to the value of your bed (-200um in this example)•          By default those values are 0 or positive values meaning the component is on the top level layer like an SMD component on a PCB with a certain min/max height. This is used for checking mechanical interference for example between the components and a molded case where we can have different height...Check the cavity arrangement with the 3D viewer to verify location of Die.  This setup should be supported by field solvers if the cross section and extracta data is correctly processed.

     

Reply
  • Start by defining the substrate cross section and the cavity outline in your substrate, like a shape outline. Typically there will be a bed for defining the “bottom” of the cavity.  You would need to move that bed from the top conductor to the inner layer that would be defined as the bed where the die would sit.So for instance, you would move it “y distance down on the vertical axis ” or for example “-200um” down from your top conductor.•          To move the die, change the property value of the PACKAGE_HEIGHT_MIN and PACKAGE_HEIGHT_MAX attached to the class/subclass “Component Geometry/PLACE_BOUND_TOP” of the die.•          That value should correspond to the value of your bed (-200um in this example)•          By default those values are 0 or positive values meaning the component is on the top level layer like an SMD component on a PCB with a certain min/max height. This is used for checking mechanical interference for example between the components and a molded case where we can have different height...Check the cavity arrangement with the 3D viewer to verify location of Die.  This setup should be supported by field solvers if the cross section and extracta data is correctly processed.

     

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.