Stats

  • Replies 1
  • Subscribers 66
  • Views 13358
  • Members are here 0
More Content

Warning message in Cadence SiP Layout XL when importing netlist

Abel Janeiro

Hi,

can someone help to solve the problem described bellow?

This happens when I try to import a netlist using: File --> Import --> logic --> Others

 $PACKAGES
BGA ! BGA ; BGA
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'BGA/G1' function proper~
ty 'LOGICAL_PATH @apollo_project_lib.apollo_design(tbl_1):\I18\' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'BGA/G1' function proper~
ty 'SCH_SIZE 1' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'BGA/G1' function proper~
ty 'PRIM_FILE apollo_project_lib.bga' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'BGA/G1' function proper~
ty 'HAS_FIXED_SIZE 1' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'BGA/G1' function proper~
ty 'SWAP_GROUP @apollo_project_lib.apollo_design(tbl_1):\I18\' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'BGA/G1' function proper~
ty 'HARD_LOCATION ' deleted.
DIE ! DIE ; U1
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'U1/G1' function propert~
y 'LOGICAL_PATH @apollo_project_lib.apollo_design(tbl_1):\I23\' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'U1/G1' function propert~
y 'SCH_SIZE 1' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'U1/G1' function propert~
y 'PRIM_FILE apollo_project_lib.die' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'U1/G1' function propert~
y 'HAS_FIXED_SIZE 1' deleted.
WARNING(SPMHNI-152): WARNING(SPMHNI-151): Refdes/slot 'U1/G1' function propert~
y 'SWAP_GROUP @apollo_project_lib.apollo_design(tbl_1):\I23\' deleted.

Thanks

  • Just a guess, but it would seem like when the design was originally created, these function properties were assigned to symbols through logic that was imported from Concept HDL, or another schematic capture program. 

    Then, instead of importing logic again by the same method (Concept HDL), you simply imported the logic thru a standard netlist file and it wrote over existing function properties in your SiP design database.

    If the logic you are importing just needs to append to the existing the design, you could de-select the option: "Supercede all logical data" when importing logic.  This will keep existing logic and properties intact.  If your changes are more extensive and your design needs to synchronize with an existing schematic etc., then it may be safer to explore the source of the existing logic and re-import changes thru the original method.

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.