• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. padframe layout in cadence virtuoso using gpdk180 (0.18um...

Stats

  • Replies 0
  • Subscribers 65
  • Views 12973
  • Members are here 0
More Content

padframe layout in cadence virtuoso using gpdk180 (0.18um tech.)

Apoorv1
Apoorv1 over 10 years ago

I want to make layout of pad / padframe of 40 pin IC in cadence virtuoso using gpdk180 library (0.18um tech.). So which layers are used in making this layout.

  • Sign in to reply
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information