• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. Power Up Analysis

Stats

  • Replies 0
  • Subscribers 65
  • Views 12782
  • Members are here 0
More Content

Power Up Analysis

harry84
harry84 over 7 years ago

I'm running SPICE simulation on a block(CDL netlist from ASIC flow as input file). Ramp the power and measure total area of current spike. From total area of current spike I can get how much decap I need.

The goal is to measure current spike get total area and decap value. The problem is, I want to remove SPICE simulation from above methodology cause SPICE simulation on very big design takes very long time.

My question 

How to get decap value or decap evaluation from ASIC flow ? I need advice on which tool or methodology that I can use to get same result.

p/s : I'm very new to ASIC flow and thanks for the advice.

  • Sign in to reply
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information