• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. Dynamic Package Height

Stats

  • Replies 5
  • Subscribers 67
  • Views 14780
  • Members are here 0
More Content

Dynamic Package Height

Joewi
Joewi over 5 years ago

Is there a way to set a dynamic package height for a symbol that would take into account the stackup thickness?  We have several configurations where different stackups are required but the allowable insertion space doesn't change.  Unfortunately, the backside of the PCB has multiple height restrictions, so a blanket calculation and change would be tedious. 

Thanks

  • Sign in to reply
  • Cancel
  • jc teyssier
    jc teyssier over 5 years ago

    I agree this feature is missing;

    One "bad" solution: for such component, you can create ine symbol per cofiguration, say 1.6  tjicknes or 2.4mm thickness pcb. Let thelm heave same name and put them in diffrent directory.

    Exemple: mylib/pcb/packages/pcb/1mm6_thick and mylib/packages/pcb/2mm4_thick

    Then you have to set the correct psmpath for each project.

    Not a good solution (it is prettydangerous since component may be modified/corrected and not the similar one for other thickness; you may point to wrong path,...) but actually it will work.

    If you have mutliple thickness on same pcb, this will not work. In such case i think the actual tool can not handle it.

    To Cadence team: maybe add the possibility to define a negative value to PLACE_BOUDARY_TOP?

    Jean-Charles

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Joewi
    Joewi over 5 years ago in reply to jc teyssier

    This is how we currently handle it too.

    Maybe I'll submit a ticket for this enhancement.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 5 years ago

    I believe component height DRCs are intended to measure the height of the component, not involve the thickness of the stackup.

    I have never heard of layout software that took the board thickness into account.  

    Allegro and Orcad can check for interference between a board assembly and an imported enclosure step file.  Can  you use this updated method?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • jc teyssier
    jc teyssier over 5 years ago in reply to RFinley

    Some component have part (mainly connectors) passing thru the pcb in cutouts. Step file are not always available Disappointed

    This kind of compoent have this problem of part passing thru:

    www.vincotech.com/.../flow-2.html

    I guess Joewi problem is not just for pins only (i personnaly add a place_bound_bottom with small heigt at pin location)

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 5 years ago in reply to jc teyssier

    Missing Step models.  Quite familiar with that.

    WFH to study Solidworks with an online service called "Solid Professor".  Just have to hide this from our "fake-swamped" MEs.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information