• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. ODB++ Output places components on wrong side

Stats

  • State Not Answered
  • Replies 3
  • Subscribers 67
  • Views 1690
  • Members are here 0
More Content

ODB++ Output places components on wrong side

wilef
wilef 5 months ago

APD designs with flip chip dies on the top and bottom of the board are coming in wrong. Siemens only goes off the 'mirrored' property to determine whether components go on the top or bottom view. So I have all my components showing on the top because my backside flip chip is 'not mirrored'. Also my package outline footprint is on the top because it was designed not mirrored. If I have topside flip chip dies, they stay on top because they are 'mirrored geometry'. Anyone else have a workaround for this issue? Siemens says it's 'not a bug' and that the 'have always done it this way', but I find it hard to believe that no one else has this issue. Flip chip dies must be designed bumps up and the tool will mirror the geometry for topside mounting and just not mirror it for backside placement.

  • Sign in to reply
  • Cancel
  • SaiPavanl
    0 SaiPavanl 5 months ago

    Hello wilef, may I know the APD and also ODB++ Version you are using. I have exported the odb++ with a flipchip die placed in the bottom and could see the pins of flipchip on the bottom layer. 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • SJ202506118017
    0 SJ202506118017 2 months ago

    APD designs with flip chip dies on the top and bottom of the board are coming in wrong. Siemens only goes off the 'mirrored' property to determine whether components go on the top or bottom view. So I have all my components showing on the top because my backside flip chip is 'not mirrored'. Also my package outline footprint is on the top because it was designed not mirrored. If I have topside flip chip dies, they stay on top because block blast are 'mirrored geometry'. Anyone else have a workaround for this issue? Siemens says it's 'not a bug' and that the 'have always done it this way', but I find it hard to believe that no one else has this issue. Flip chip dies must be designed bumps up and the tool will mirror the geometry for topside mounting and just not mirror it for backside placement.

    I think you can try to confirm the "Two Die Library" Approach. This is your most likely path to success. Experiment with a small test case:

    Create a simple flip-chip die library part with bumps "up." Place it on the top layer and apply "mirrored." Verify it looks correct.
    Create a second version of the same die, but this time, in your die creation process, design it geometrically flipped (bumps "down" relative to the initial design view). Place it on the bottom layer and apply "not mirrored." See if it appears correct. If this works, it's the confirmed workaround.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • wilef
    0 wilef 2 months ago in reply to SaiPavanl

    APD 23.1, latest ODB++ version. Was your bottom side flip chip 'mirrored' or 'unmirrored'? Cadence setup these parts a certain way and Siemens wants them the opposite way.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information