• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. How to check if there is a plane during the signal routing...

Stats

  • State Not Answered
  • Replies 3
  • Subscribers 69
  • Views 1116
  • Members are here 0
More Content

How to check if there is a plane during the signal routing ?

zpofrp
zpofrp 3 months ago

While reviewing a PCB design file, I noticed that there is a plane in the DDR high-speed signal routing. This is likely due to the designer mistakenly defining what should have been a power plane as a signal plane. I would like to know if there is a relatively simple method to check for such issues, rather than relying entirely on manual inspection.

https://imgur.com/a/8prvz8U

  • Sign in to reply
  • Cancel
  • Elecguy
    0 Elecguy 3 months ago

    In the image, the shape is in the same layer as the routed signal, right? so, from the point of view of the tool, this is just a net that meets with a shape. I don't see how this can be separated from the situation where you ACTUALLY want to do that ... I know this is a mistake here, but how would you separate it from the corner case where you want to route a net into a shape?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • andakConsultingLtd
    0 andakConsultingLtd 3 months ago

    I would use 2 SKILL features:

    • Last click coordinate
    • Point in shape
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • SJ202506118017
    0 SJ202506118017 2 months ago

    Run an impedance analysis on your DDR traces. If a DDR trace is referenced to a signal plane instead of a solid power/ground plane, its impedance will likely be incorrect and vary along its length, which SI tools will flag.
    Simulate eye diagrams for your DDR signals. A "closed" or heavily degraded eye diagram can indicate serious signal integrity issues, including improper reference planes.
    Advanced SI tools can visualize return current paths. If a DDR signal's return path is forced to jump over gaps or uses a non-ideal path due to a broken or block blast signal-laden plane, the SI tool will highlight this.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information