• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. IC Packagers: Optimizing the connectivity between die escape...

Stats

  • Replies 0
  • Subscribers 65
  • Views 32
  • Members are here 0
More Content

IC Packagers: Optimizing the connectivity between die escape routing and BGA balls made easy in Integrity System Planner

JFLepere
JFLepere 4 hours ago

 Package designers need to add escape routes to a die to facilitate further package routing: these routes provide essential pathways for signals to exit the die and reach other parts of the package or PCB. Without well-planned escape routing, signal traces can become congested or blocked, especially in high-density designs, leading to increased complexity, longer trace lengths, and potential signal integrity issues. Escape routes help optimize the layout by ensuring that each I/O pad has a clear and efficient path to its destination, improving electrical performance and manufacturability.
Integrity System Planner enables system and package engineers to aggregate data from IC, package, and PCB design teams, allowing them to perform key system planning tasks such as component placement and the definition and optimization of interconnectivity between components. Its connection optimization feature relies on selecting a subset of a component’s pins, with one side fixed and the other side free, allowing net assignments to be updated dynamically. Escape routes, on the other hand, are part of the physical implementation within the package design tool and are typically not recognized as pins when imported into Integrity System Planner.
However, it is important to consider the fanout pattern from the die escape routing during the optimization process. Once escape routes are created, optimizing connectivity from die pins to BGA balls may no longer yield optimal results, potentially leading to tangled or inefficient connections.
The post aims at guiding you through the process of creating a new component based on an existing die escape routing in Allegro X Advanced Package Designer. This new component will have pins located at the end of the breakout routing and can be imported into Integrity System Planner for further connection optimization.

Overview

The following figure shows the overview of the new component creation in Allegro X Advanced Package Designer and its transfer to Integrity System Planner where the connection optimization can be performed.



Step #1: Generate the die escape routing in Allegro X Advanced Package Designer

You can generate die escape routes using Route > Flip Chip Die Escape Generator.



Although the connections were optimized prior to die escape generation, rastnets are observed crossing on the northeast side of the breakout routing, indicating potential inefficiencies in the layout.


Step #2: Creating a new component in Allegro X Advanced Package Designer

After loading a Skill context file containing custom code, a new command becomes available: brk comp create.


Upon executing the command, you are prompted to select two points to draw a rectangle around the end of the escape routes and to enter a reference designator name for the new component.


The component is then created with pins representing the endpoints of the escape routes, making it ready for import into Integrity System Planner for further connection optimization.

Step #3: Importing the Allegro X Advanced Package Designer database in Integrity System Planner

Thanks to the interoperability of our tools, you can import the Allegro X Advanced Package Designer database into Integrity System Planner in the blink of an eye using the Tools > Merge Updated Allegro command.

The newly created BRK component, along with its associated connectivity, is seamlessly imported into Integrity System Planner, ready for further optimization.

Step #4: Optimizing the connectivity between the escape routing and the BGA balls

In Integrity System Planner, you can optimize connectivity between two sets of pins: one set is fixed, meaning no changes are applied, while the other set remains flexible and can be updated.


By clicking Optimize, the connections are efficiently refined between the endpoints of the escape routes—represented by the BRK component’s pins—and the BGA balls.

Over to You

Do you want to try out this method? Delve deeper into the details of each step? Well, you can try out all the steps right away with a sample design using the Optimizing from die escape routing to package balls in Integrity System Planner Application Note available at Cadence ASK if you are a Cadence customer with a valid login ID.

Do You Have Access to Cadence ASK?

You will need an account to access the links below; if you don´t have an account, go to Registration Help and complete the requested information.

You might also be interested in our free online training Allegro X Advanced Package Designer and/or in the following Training Byte Channel.

Want to stay up to date on webinars and courses? Subscribe to Cadence Training emails. To view our complete training offerings, visit the Cadence Training website.

  • Cancel
  • Sign in to reply
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information