• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD
  3. Why do symmetrical etch layers show different impedance...

Stats

  • State Suggested Answer
  • Replies 2
  • Answers 1
  • Subscribers 70
  • Views 263
  • Members are here 0
More Content

Why do symmetrical etch layers show different impedance values in Display > Parasitic?

Electro Node
Electro Node 13 days ago

Hi everyone,

I routed clines on L4 and L5 with the same width, and both layers are symmetrical to the shield ground.

However, in Display > Parasitic, I’m seeing different impedance values. I expected them to be similar.

Has anyone seen this before?
Which stackup or cross-section setting should I check first? Could this be related to conductor properties in the field solver?

Thanks in advance!

  • Cancel
  • Sign in to reply
Parents
  • TechnoBobby
    0 TechnoBobby 8 days ago

    Hi Electro Node ,

    This is usually caused by an incorrect conductor dielectric constant setting. If it differs significantly from the surrounding dielectric, the field solver may report different impedance values even for symmetrical layers.

    Update it in Setup > Cross-section so it matches (or is close to) the surrounding dielectric value.

    Hope this helps!

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
  • BR202606212147
    0 BR202606212147 1 day ago in reply to TechnoBobby

    Have you checked whether copper roughness, etch factors, or layer-specific conductor properties differ between L4 and L5 in the field solver setup? Those settings can sometimes create unexpected impedance variations even in an apparently symmetrical structure.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Reply
  • BR202606212147
    0 BR202606212147 1 day ago in reply to TechnoBobby

    Have you checked whether copper roughness, etch factors, or layer-specific conductor properties differ between L4 and L5 in the field solver setup? Those settings can sometimes create unexpected impedance variations even in an apparently symmetrical structure.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information