Stats

  • Replies 0
  • Subscribers 68
  • Views 24
  • Members are here 0
More Content

Automatically Detect and Fix Via-Pin Misalignment in Allegro X APD

Gowtham P
When a component is moved or replaced during an ECO, connected vias may no longer be perfectly aligned with the corresponding pin center. Although connectivity is maintained, this misalignment can lead to manufacturing and analysis concerns.
Allegro X/APD provides a built-in Via-Pin Alignment feature within Package Design Integrity to automatically detect and correct such issues.
1.  Open Tools > Package Design Integrity and navigate to the Manufacturing category. Select Via-Pin Alignment and click Apply to scan the design for misaligned vias.
2. The check generates DRC markers at locations where the via center is not aligned with the pin center, helping you quickly identify affected areas.
3. Enable Fix errors automatically and run the check again. The tool automatically moves the via to the pin center while maintaining connectivity by adjusting connected clines.
Have you used Via-Pin Alignment in your design flow?
Share your experiences in the comments below.
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.