Stats

  • State Not Answered
  • Replies 4
  • Subscribers 42
  • Views 2613
  • Members are here 0
More Content

Capture - Net name from port name

Fredda

Is there a setting for automatically naming nets from port names in a hierarchical design? That is, when creating a netlist for Allegro in Capture.

/F

  • Fredda
    0

    Ok, it seems like a net will get the same name as the port name. The problem is one step up in the hierarchy. A net that connects to pin on a hierarchical block will not get the net name of the underlying port in spite of being the same net.

  • UlfK
    0 in reply to Fredda

    And this is an "Ouch" since it is not transferred to layout. In case you have a netname indicating need for fat traces, it will not be carried over to the PCB Editor...

  • oldmouldy
    0 in reply to Fredda

    Net naming has to work "Top Down" through a hierarchy, otherwise it would be impossible to support a complex hierarchy, multiple hierarchical blocks that reference the same underlying schematic. The Net properties get derived from all of the properties that are assigned to the placed Wires in the Schematic and result in a "Flat Net", which is transferred to the PCB, and associated properties. Select the DSN file entry and use Edit>Object Properties and select the Flat Nets tab to see what properties are attached.

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.