Stats

State Not Answered
Replies 3
Subscribers 44
Views 10300
Members are here 0

How do I display open ended wires in CIS

We had a broken net on a PCB recently. We found that there was a VERY small gap in a wire on the schematic. You can't even see it on a print.

Other packages I have used display an empty square on the end of a line if there is no connection.

Is there an option for this??

0 steve over 4 years ago

There is a hanging wires DRC you can run which should report this. In 17.4 look under PCB - Design Rules Check - Rules Setup - Custom DRC and enable the Hanging Wires. You could also consider leaving the default grids as they are rather than reducing them to something so small. That way you wouldn't usually see these type of issues on the default grids......
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel
0 atoddrich over 4 years ago in reply to steve

Are you saying this is in CIS schematic capture or Allegro? Another engineer did this schematic, I am trying to help him not have this happen again. I do get your point about the grid.
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel
0 steve over 4 years ago in reply to atoddrich

Yes this is in OrCAD Capture CIS. Take a look at the menus in 17.4. If you are using 17.2 try Tools - Design Rules Check - Electrical Rules tab then Configure Custom DRC's and Hanging wires is there.
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.