Stats

State Not Answered
Replies 2
Subscribers 43
Views 10604
Members are here 0

OrCAD 17.4: Same net alias across sch pages not getting connected on PCB

CI2021 over 4 years ago

Hi,

I am using net aliases with the same net name across multiple schematic pages. I connect these same nets across pages using ports or off-page connectors. When I update the layout the alias net on a page shows-up as 'alias_name_page#' on the PCB. For example, a net on page1 with alias name 'ALIAS' in capture, which is used on other pages with the same alias name (and connected using ports or off-page connectors), shows-up as 'ALIAS_PAGE1' on the PCB editor. Same net from page 2 of the sch shows up as 'ALIAS_PAGE2' on the PCB editor, and so on. These obviously lead to DRC errors on the PCB. I only want one net called 'ALIAS' on my design.

What am I missing here?

Any help is greatly appreciated.

Thanks!

0 CI2021 over 4 years ago

Any suggestions from anybody? Feels like this is a result of a setting or a step I am missing.

Thanks.

CI
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel
0 CI2021 over 4 years ago in reply to CI2021

This is now resolved. I did not have these particular nets electrically connected on the cover page, unlike the other nets on my design.

Cheers,

CI
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.