Stats

More Content

Force capture schematic compiler to detect if one net has two names

frank mpbc

Hello,

Is there a way to make the schematic compiler detect two named net wires shorted together by accident? (See first picture.) This is equivalent to get a compiler error for one net with two different net alias names.

I only have the compiler detect the case where there is a part with internally named power pins and they don't match the names of the external ground and power nets. (See second and third pictures.)

I have OrCAD capture CIS 2019 17.4.

Thanks

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.