• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X Capture CIS
  3. Bug: The NetGroup Block lose main Pin

Stats

  • State Not Answered
  • Replies 1
  • Subscribers 43
  • Views 4098
  • Members are here 0
More Content

Bug: The NetGroup Block lose main Pin

daivermaster
daivermaster over 2 years ago

Steps to reproduce:

1. Create simple netgroup with two wire

2. Create NetGroup Block

3. Change input/output pins to bidirectional

4. Copy/Paste NetGroup Block or modify NetGroup and NetGroup Block will lose main Pin

Allegro Design Entry CIS 22.1 S006

  • Sign in to reply
  • Cancel
  • rg13
    0 rg13 over 2 years ago

    This problem occurred since the netgroup entry pin type was changed from output to bidirectional. The pin type of netgroup entry pin has special meaning. It detects a netgroup entry pin based on its pin type. A Cadence change request (CCR) is already there with development team to ease out the current restriction.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information