Stats

  • State Not Answered
  • Replies 1
  • Subscribers 49
  • Views 207
  • Members are here 0
More Content

How does OrCAD Capture decide which net alias is used in the PCB netlist?

LogicNet

Hi,

I have a schematic where a single net has multiple net aliases. For example, a power net is labeled as both VCC and +5V at different locations in the design. When creating the netlist for PCB, how does OrCAD Capture determine which net name is transferred to the PCB tool? Is there a way to explicitly control which alias is used in the generated netlist without removing the other net aliases?

Thanks.

  • Jeet
    0

    PCB Netlist encounters multiple names for a single net, higher-priority aliases override lower priority aliases. Priority is determined by the source of the name, ranked as follows:

     Lowest:
    •      System-generated names
    •      Aliases
    •      Power object names
    •      Off-page connectors
    •      Hierarchical port names
     Highest:
    •      Named nets
     
     Any remaining conflicts among net names are resolved according to the following rules:
    • The net name closest to the "root" of the project takes precedence over those further away.
    • If the net is a bus, the net alias assigned to the greatest number of bus members has the highest priority.
    • Among net names of equal precedence, priority follows alphabetical order.
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.