• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X Capture CIS
  3. Hierarchical Design Challenge: New Ports Added!

Stats

  • Replies 0
  • Subscribers 49
  • Views 79
  • Members are here 0
More Content

Hierarchical Design Challenge: New Ports Added!

TechnoBobby
TechnoBobby 10 days ago

A Buck Converter is implemented as a hierarchical block in the parent schematic.

Initially, the child schematic contained only Vin, Vout, and PWM ports, and the H-Block was already placed and connected.


Later, the design was expanded and two new ports were added to the child schematic: PGOOD and Fault



How would you update the existing H-Block in the parent schematic so the new ports become available?

A. Delete and recreate the H-Block
B. Manually add and rename hierarchical pins
C. Synchronize Up the Hierarchical Block 
D. Synchronize Down the Hierarchical Block

  • Sign in to reply
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information