• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. setting up constraints in Schematic Capture CIS L.

Stats

  • Replies 0
  • Subscribers 159
  • Views 12546
  • Members are here 0
More Content

setting up constraints in Schematic Capture CIS L.

Phelicia
Phelicia over 12 years ago

I am setting up the constriants in CIS L.  This is including the diff pairs and a few set voltages. 

The filter is set to Current Properties.

When I create the netlist in CIS and import the logic into Allegro L.  It puts everything in ECS and nothing in the Physical constraint set.

 Aslo I have the impedences names ethier Diff_100 and Diff_90 for the set diff pairs.

 just trying to avoid double work in setting up the constraints in both the schematic and layout.  I must have the constriants reflecting the schematic.

 

Thanks

Phelicia 

 

 

  • Sign in to reply
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information