• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Net Class to Dummy net spacing

Stats

  • Replies 4
  • Subscribers 159
  • Views 15654
  • Members are here 0
More Content

Net Class to Dummy net spacing

Mstrghettorigg
Mstrghettorigg over 11 years ago

Hi All,

I am looking for a way to set constraints between a Netclass I have to the dummy pins.

I have some high voltage area that requires much bigger spacing than rest of the circuit that is causing me some headache in getting the required spacing.

 I would like to keep the default setting for lower voltage area and adjust the constraints by using net class to net class spacing.

I have grouped few nets to Net Class "A" and  another set to Net Class "B".  I am able to set the constraints so that spacing between default, "A", and "B" is what I want, but the spacing from "A" to Dummy net pins or "B" to Dummy net pins remains to be default setting.

Can anyone help me get these required spacing to these dummy nets?

I know using regions that we could get these results, but I would like to avoid the regions if possible for this case.

Thanks in advance. 

  • Sign in to reply
  • Cancel
  • Mstrghettorigg
    Mstrghettorigg over 11 years ago
    FYI - I am on version 16.3 still
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • fxffxf
    fxffxf over 11 years ago

     type on the allegro command line: cns_dummy_net

     You can then assign the dummy net's associated with each dummy net pin to a net class

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
  • Mstrghettorigg
    Mstrghettorigg over 11 years ago

    This is perfect!

     Thanks for the help again! 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Hawk10
    Hawk10 over 5 years ago in reply to fxffxf

    @fxffxf,

    I need your help,Having same issue like this.

    I have costume made .brd file i have validate(Ref des-Net name same as in schematic) it and export its changes

    to board.It was linked properly.

    But it unroute nets and make it dummy nets and make a new rats net.

    Is there any solution to save routing.Or it can take same name as in schematic rather then dummy net.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information