• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Orcad PCB Designer Rats config

Stats

  • Replies 2
  • Subscribers 161
  • Views 13080
  • Members are here 0
More Content

Orcad PCB Designer Rats config

PPeixoto
PPeixoto over 5 years ago

Hello 

I'm new to Orcad PCB Designer, and i'm sure this problem is easy basic fix, but i can't find it, in any video or post.

For some reason, some of the Rats in one of my PCB's apear with an X in for each connection insted of the classic line conection the points. This appens only for the power signals. 

Can this be changed to appear all as lines ?

 

PS: Version 17.4-2019 

Thanks

Pedro Peixoto

  • Sign in to reply
  • Cancel
Parents
  • steve
    steve over 5 years ago

    This is driven by the Voltage property on the net which may have come from the schematic. In PCB go to Constraint Manager - Properties tab, Net - General Net Properties and locate the netname in question, remove the voltage value (say 0) and then the ratsnest with show as point to point. It may come back again if you netlist from the schematic In which case you'll need to remove it from there as well.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • steve
    steve over 5 years ago

    This is driven by the Voltage property on the net which may have come from the schematic. In PCB go to Constraint Manager - Properties tab, Net - General Net Properties and locate the netname in question, remove the voltage value (say 0) and then the ratsnest with show as point to point. It may come back again if you netlist from the schematic In which case you'll need to remove it from there as well.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
  • PPeixoto
    PPeixoto over 5 years ago in reply to steve

    Thanks, couldn't fix it on schematics level, but is doable in the properties table on constraint manager.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information