Stats

  • Replies 7
  • Subscribers 158
  • Views 18362
  • Members are here 0
More Content

Via on SMT pin DRC

archive

Same net DRC off. How could we avoid that via on pin problem. Or how could we identify the DRC.


Originally posted in cdnusers.org by Vignesh
Parents
  • archive

    I have a similar issue. I have added my via so it is just about
    tangent to the smt pad. It actually overlaps the smt pad by a
    bit. Is there a way to have allegro not drc?


    Originally posted in cdnusers.org by Norm
  • Yingda
    in reply to archive

    From Constraints->Modes->Same net spacing->SMD pin to Thru-Via, disable this DRC check

Reply
  • Yingda
    in reply to archive

    From Constraints->Modes->Same net spacing->SMD pin to Thru-Via, disable this DRC check

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.