• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Via on SMT pin DRC

Stats

  • Replies 7
  • Subscribers 158
  • Views 18048
  • Members are here 0
More Content

Via on SMT pin DRC

archive
archive over 20 years ago

Same net DRC off. How could we avoid that via on pin problem. Or how could we identify the DRC.


Originally posted in cdnusers.org by Vignesh
  • Sign in to reply
  • Cancel
  • archive
    archive over 20 years ago

    Under your Physical Rules, ""Set DRC modes..."" button, make sure ""Pad/Pad direct connect"" is set to ""Always"". Then under Physical Rules, ""Set values..."" button, make sure your ""Pad/pad direct connect"" is set to ""Not Allowed"". This will flag a DRC when the via is within the SMT padstack. If you have same net checking turned on, your via - pin spacing constraint will apply.

    You may want to look at SourceLink solution 11165996 for more info. I hope this helps.


    Originally posted in cdnusers.org by Padmin
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • archive
    archive over 20 years ago

    No Its not Applicable to my query.
    I have set the, Same Net DRC ""off"". If I route with a via on a SMT pin , it should show DRC. How can I achevie this.


    Originally posted in cdnusers.org by Vignesh
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • archive
    archive over 20 years ago

    Just to make sure... Please verify:

    1)
    Under your Physical Rules, ""Set DRC modes..."" button, you have ""Pad/Pad direct connect"" set to ""Always"" for the 'proper' constraint set?

    2)
    Under Physical Rules, ""Set values..."" button, you have ""Pad/pad direct connect"" set to ""Not Allowed"" for the 'proper' constraint set?

    If so, it would probably be best to open a Service Request with Cadence Support to look at your design.


    Originally posted in cdnusers.org by Padmin
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • archive
    archive over 20 years ago

    Thanks I will get support from Cadence


    Originally posted in cdnusers.org by Vignesh
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • archive
    archive over 19 years ago

    I have a similar issue. I have added my via so it is just about
    tangent to the smt pad. It actually overlaps the smt pad by a
    bit. Is there a way to have allegro not drc?


    Originally posted in cdnusers.org by Norm
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information