• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. solder mask missing on some components

Stats

  • Replies 8
  • Subscribers 161
  • Views 15947
  • Members are here 0
More Content

solder mask missing on some components

HotrodJEB
HotrodJEB over 4 years ago

After generating my gerbers, the board house is telling me solder masks are missing on several components.

Here are the screenshots for top and bottom layers where mask openings are missing from all major components holes, PTH holes, SMT pads.

How do I correct?

Top

Bottom

  • Sign in to reply
  • Cancel
  • steve
    steve over 4 years ago in reply to HotrodJEB

    Almost but the Modify Library Padstack only opens the library defined pad (so if you have a 6 layer design a PTH pin will only show the DEFAULT_INTERNAL layer rather than all 4 internal layer names. When you edit the pads if you want to make a permanent change just use File - Save in Padstack Editor before you update to the design and this will write the library padstack. 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • HotrodJEB
    HotrodJEB over 4 years ago in reply to steve

    They recommending that I unfill the vias.

    They are suggesting I change it to this:(ideally, not a must)

    How do I remove the filled vias? should I since they are isolated from the plane anyways?

    Why are arrows pointing to the connectors? Does that mean they are connected to the plane unintentionally?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • steve
    steve over 4 years ago in reply to HotrodJEB

    Its unlikely to be the plane is connected incorrectly to the via since you would see a DRC error, Are the Shapes Up to Date (Check - Design Status). Sometimes connecting a pin to a large plane directly can be an issue since it can cause solder issues but unusual for a comment on a via. I would ask for an explanation from the fabricator

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information