• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. How to create DRC marker to find overlapped via on Though...

Stats

  • Replies 5
  • Subscribers 160
  • Views 12026
  • Members are here 0
More Content

How to create DRC marker to find overlapped via on Though pad?

ichliebedich
ichliebedich over 4 years ago

Hi All

sometime I make mistake creating via like below

I want to create DRC marker to find out the via which overlapped on Throuh pin pad

how can I find out them?

regard

  • Sign in to reply
  • Cancel
  • RFinley
    RFinley over 4 years ago

    Same net spacing in constraint manager is going to help you with this. 

    Do you have this DRC turned off already?    >CM  >Spacing Modes  >Pins   [ ] SMD pin to thru via...

    The cool thing is you can set for an acceptable via to pad overlap by using a negative clearance on via to SMD pad.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • ichliebedich
    ichliebedich over 4 years ago in reply to RFinley

    thank you, it work well with same net spacing rule I forgot to on of Mode 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • ichliebedich
    ichliebedich over 4 years ago in reply to RFinley

    oh well... I try again it was not work ...  

    I set like below

    I turn on the mode, and set the negative value of same net spacing at the +12V net

    but although I refreshed the DRC, I created the overlapped via with pad, the DRC marker was not occurred..

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • jc teyssier
    jc teyssier over 4 years ago in reply to ichliebedich

    Why a negative value? This is the way to tell to the tool to NOT check; so the behavior is correct. If you whish are DC use a non negative value Slight smile

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 4 years ago in reply to jc teyssier

    negative clearance for same-net via to device pad allows you to place a via that overlaps a device pad, same net..  Even with bubble mode set to hug.   

    My workplace avoids laser drills as much as possible. 

    We overlap mechanical vias with drills as small as 0.15mm/6mil up to 0.5mm into the SMD pad.

    We need to make sure mask is not opened over the hole (which would draw solder away from the device pad during reflow).  

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information