• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Via array not connecting to net.

Stats

  • Replies 4
  • Subscribers 162
  • Views 10847
  • Members are here 0
More Content

Via array not connecting to net.

Troy Wilson
Troy Wilson over 3 years ago

I am routing one shape on a top plane to a shape on an internal plane. The internal plane provides a specific voltage which is carried up to this top shape for a few SMDs.

When routing to the top, I used a via array and assigned the vias to the net I wanted. The vias all connect to both of the shapes. They all share the same net. Despite this, the pads are still listed as unrouted and show a rat to the nearest via not placed by an array that is on the same net.

I racked my brain over this and came back later deciding to try placing the vias again, but this time doing it manually. When placed manually, they work. The connections are routed. No rats.

These manual vias share the same net. They're the exact same padstack. They're in the exact same positions. What am I missing here? Any insight would be of great value. Thank you.

  • Sign in to reply
  • Cancel
  • steve
    steve over 3 years ago

    When you are adding the via arrays check the Options pane. This has settings for the net you want the via array to be associated with. 

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
  • Troy Wilson
    Troy Wilson over 3 years ago in reply to steve

    Steve, thanks for your reply.

    That was the confusing part. The array is assigned to the proper net in the options settings.

    You did point me in the right direction though. I had the thermals set to "none"

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • G2AS
    G2AS over 3 years ago in reply to steve

    Hi Steve,

    I'm experiencing exactly the same problem.

    I have a four layer board with two internal planes, ground and power. I have a module which requires full contact to ground copper to aid the thermal relief.

    I put shapes on the top and bottom planes with the same contact area and stitching vias with full contact to the copper as thermal conduit to the copper plane.

    If I put Via arrays for with GND network, It connects to the bottom GND shape only but voids the GND plane and the top GND shape.

    If I add a wire on top of the shape and add vias manually, the via connects to the three shapes with full contact as desired. I played with ghe global Shape parameters but it doesn't make any effect.

      

    Left, manual vias added, right with place Via Array.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • G2AS
    G2AS over 3 years ago in reply to G2AS

    Never mind, in my case it was an incorrect setting in Via Array Options!

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information