Stats

State Not Answered
Replies 6
Subscribers 164
Views 10920
Members are here 0

PCB Editor DRC errors with non-plated mechanical holes that are just holes

Hi All,

I have connector that requires mounting holes. These are just holes, no copper. I have defined the padstack as non-plated. and mechanical. but it seems not to undrstand that there can be no copper.

I have added a pad as padstack requires it, I have tried smaller than the drill size, equal drill size but I get the following DRC errors when I use the symbol.

Annular Ring: Pin Pad Missing mask. But I do not need or want a mask there is no copper to mask as it is drilled away

Annular Ring: Pin hole to Pad Again no annulus ring as there is no copper.

It is as if Cadence does not understand that sometimes all you want is a hole.

I guess there is something hidden somewhere that I can set that tells cadence that it is just a hole

Thanks for any help

Jessica

Parents

0 JuanCR over 3 years ago

I believe you are doing it the right way. When you need a copperless (padless I understand) hole, you define the pad size smaller than the drill size. You can still define mask layers on it to avoid the DRC, right? They will be drilled in any case. Or is there something I'm not uderstanding from your query?
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel

Reply

0 JuanCR over 3 years ago

I believe you are doing it the right way. When you need a copperless (padless I understand) hole, you define the pad size smaller than the drill size. You can still define mask layers on it to avoid the DRC, right? They will be drilled in any case. Or is there something I'm not uderstanding from your query?
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel

Children

0 Jessicak over 3 years ago in reply to JuanCR

Thank you Juan, The issue is, and yes I am doing it correctly i think, that to pass DRC I have to have an annular ring, ie the copper has to be larger than the hole. and the mask lager than that. The mask is not too much of an issue, but the annular ring is if I want to have a clean DRC. Currently I have to waive these DRC errors to get the board trough, However as we all know to our peril, waiving DRC's can accidentally waive a real error.

To my mind there must be a way to tell cadence that a padstack is a hole.

Jessica
Cancel
Vote Up 0 Vote Down

Sign in to reply

Verify Answer

Cancel

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.