Stats

  • Replies 1
  • Subscribers 160
  • Views 8244
  • Members are here 0
More Content

PCB Design Using 17.4

Jishkodc

Iam using allegro 17.4 pcb editor and am getting the error. Please help me to sort out this one. Any one have any idea 

  • StephenH

    You've posted in a forum for ASIC design verification, please can you move this to one of the PCB forums?

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.