Stats

  • State Not Answered
  • Replies 2
  • Subscribers 160
  • Views 7786
  • Members are here 0
More Content

Allegro – Tip of the Week: Suppressing pin-to-pin violations within the same symbol

PCBTech

PCB Designers often use constraint regions to suppress pin-to-pin violations within the same symbol. You can do this by applying the “Nodrc_Sym_Same_Pin” property to the symbol.

However, did you know that it can also be applied to the drawing?

Applying it at the drawing level has a global impact on all symbols.

1. Go to Edit > Properties and then select Drawing in the Find By Name field. Select More.

     

2. Select Drawing Select.

    

3. It has now moved to the Selected objects section.

    

4. Click Apply and then pick Nodrc_Sym_Same_Pin from the list.

   

Team PCBTech

Cadence Design Systems

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.