• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. plated hole and non plated hole question

Stats

  • State Verified Answer
  • Replies 2
  • Subscribers 159
  • Views 7493
  • Members are here 0
More Content

plated hole and non plated hole question

masamasa
masamasa over 2 years ago

hello

  

i received a design file from our customer.

  

i ran the db doctor and it gave me the following warning.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

WARNING(SPMHA1-97): Illegal drill plating.
Non-Plated hole has connected objects, consider changing to PLATED.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

  

the padstack is defined as an smd pin used on inner layers and no drill hole defined as shown below.

  

how do you define a plated hole and a non-plated hole on the padstack?

  

can an smd pin be defined only on the outer surface layer?

  

if so, how can i define a pad with no hole used on the inner layers on the padstack?

  

regards

masa

  • Sign in to reply
  • Cancel
  • JuanCR
    +1 JuanCR over 2 years ago

    Hi masa,

    It's odd that you have an SMD pad but at the same time you're getting a warning that suggests a NPTH hole modification. 

    However, regarding your queries:

    1- The plated/non-plated hole setting is in the seccond tab of the padstack editor: 

    2 - Yes, an SMD pin can only be defined as an outer-layer pad. Simply choose BEGIN LAYER in the Layer Name column: 

    3- The only way I think you can have an SMD pad in an internal layer would be to create a regular SMD pad and then create a symbol, add the padstack to the required layer? Not really sure if that would be the best approach. 

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
  • masamasa
    0 masamasa over 2 years ago in reply to JuanCR

    thank u for ur reply. i have tried #1 above but it still gives me the same warning.  unfortunately i can not try #3 above to create a symbol as this is our customer's design. most likely as u mentioned on #2 aove, the problem could be the padstack assigned as an smd pin and placed in the inner layer.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information