• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Should I Separate Analog vs. Digital Grounds in a PCB Design...

Stats

  • Replies 4
  • Subscribers 163
  • Views 9412
  • Members are here 0
More Content

Should I Separate Analog vs. Digital Grounds in a PCB Design?

John T
John T over 2 years ago

In circuit designs, the topic of separating ground planes has divided engineers for years. Do I split or not split the ground plane into analog and digital planes? 

Ground planes are used to provide a low-impedance path for the return current of signals. In general, we are prone to categorize these returns into two key types: analog and digital returns. Should these be kept separate?  

Digital return planes are intended for clocked circuitry which includes microprocessors, memory, and other digital logic circuits. These circuits require a ground plane that can handle high frequency switching and the associated transient currents. Analog return planes are often intended for elements such as sensors, amplifiers, and filters. These analog signals have less tolerance for voltage-value fluctuation. Historically, this was achieved by creating a separate analog ground plane isolated from the digital one. It was assumed that the return current of the higher-frequency digital signals would induce noise and interference, impacting the analog values. 

If analog and digital circuits are operating together as one system, their grounds must be connected at some stage to synchronize the base reference. What if there are multiple analog and digital circuits with multiple grounds? In the past, a single connection point was advised, referred to as a "star ground" or "ground node". The idea was to prevent ground loops because multiple ground loops can also induce noise and affect performance. So, this is how it was done. 

However, these days, there are numerous signal-integrity experts who say that we should never split ground planes. They strongly advise that this introduces more problems than it eliminates. Doing so introduces a negative effect due to discontinuous ground return paths of transient currents and their fields. Continuity for these electromagnetic fields is the key, and we should not create obstacles for these fields. 

So, should we separate ground planes sometimes, and if so, when?  

What are the factors that affect your decision to do so? 

Should we connect all grounds immediately to a single plane or isolate portions of the circuit into separate planes, connecting only at a star point? Any experience you could share would be appreciated so that we all might grow our knowledge and improve our design skills. 

 

  • Sign in to reply
  • Cancel
Parents
  • techsc
    techsc over 2 years ago

    I find it is difficult to avoid this when component suppliers are advising such practice in their datasheets. How do I tell my project manager that I have not followed the recommended guidelines for the part? Any advice?  

    Example 1, recommended wiring patterns in this datasheet from Renesas: 

    https://www.renesas.com/eu/en/document/apn/rx-family-hardware-design-guide-application-note-rev110?language=en 

    Example 2, instruction from Infineon to avoid oscillator switching noise from being coupled into the GND plane:  

    https://www.infineon.com/dgdl/ap1609111_xc164cs_pcb.pdf?fileId=db3a304412b407950112b409dd0603ab 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • techsc
    techsc over 2 years ago

    I find it is difficult to avoid this when component suppliers are advising such practice in their datasheets. How do I tell my project manager that I have not followed the recommended guidelines for the part? Any advice?  

    Example 1, recommended wiring patterns in this datasheet from Renesas: 

    https://www.renesas.com/eu/en/document/apn/rx-family-hardware-design-guide-application-note-rev110?language=en 

    Example 2, instruction from Infineon to avoid oscillator switching noise from being coupled into the GND plane:  

    https://www.infineon.com/dgdl/ap1609111_xc164cs_pcb.pdf?fileId=db3a304412b407950112b409dd0603ab 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
  • Robert Finley
    Robert Finley over 2 years ago in reply to techsc

    As a designer, my focus is RF.  Eval boards are typically not intended to be standalone systems tested passing FCC part15. 

    Good EMC-specific training discusses dangers lurking in app notes, especially mixed signal and boost/buck regulators.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information