• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Cannot remove net from Relative Delay match group

Stats

  • State Suggested Answer
  • Replies 2
  • Answers 2
  • Subscribers 160
  • Views 5892
  • Members are here 0
More Content

Cannot remove net from Relative Delay match group

avant
avant over 2 years ago

All differential pair nets in the design have been added to a Relative Delay match group. This has happened twice on this design. Allegro 17.2 S080

I cannot remove them. I get this error message:

INFO(SPCMGR-187): Cannot remove object "FLASH_B1_DQS_C"

from "FLASH_B0".

The object has flattened constraints from an Electrical CSet.

Deference the Electrical CSet to remove.

Anyone know what this message means?

  • Sign in to reply
  • Cancel
Parents
  • avant
    0 avant over 2 years ago

    After wasting a lot of time on this, I concluded that the diff pairs are added to a match group when I assign the electrical constraint for phase tolerance. I defined the phase tolerance in the physical rules with no problem. 

    The diff pairs are defined on the schematic, and the "ignore electrical constraints" box was not checked when creating the netlist, so these come into the board as diff pairs. Unfortunately, this box is not checked by default, and I'm stuck with the netlist files I receive.

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
Reply
  • avant
    0 avant over 2 years ago

    After wasting a lot of time on this, I concluded that the diff pairs are added to a match group when I assign the electrical constraint for phase tolerance. I defined the phase tolerance in the physical rules with no problem. 

    The diff pairs are defined on the schematic, and the "ignore electrical constraints" box was not checked when creating the netlist, so these come into the board as diff pairs. Unfortunately, this box is not checked by default, and I'm stuck with the netlist files I receive.

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information