• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Use of Bond finger in PCB editor

Stats

  • State Verified Answer
  • Replies 1
  • Subscribers 159
  • Views 6028
  • Members are here 0
More Content

Use of Bond finger in PCB editor

Ram1234
Ram1234 over 2 years ago

Hi all,

Good day!...

I am little confisued about bond finger in constraint manager.

Please clarify where to use bond finger constraint for PCB layout.

  • Sign in to reply
  • Cancel
Parents
  • John T
    +1 John T over 2 years ago

    Hi Ram1234, bond fingers are special pad types which are associated with wirebond technology. This area is generally known as Chip-on-Board assembly process, or  Direct Chip Attachment (DCA). Wires and fingers are “read only” inside Allegro PCB Designer and these packages can be generated in the Advanced Package Designer Plus and System In Package (SIP) tool suites. Due to the special nature of this technology, additional rules should be set according to the assembly principles surrounding this die attach methodology. 

    More information can be found in IPC-SM-784; Guidelines for Chip-on-Board Technology Implementation, on the Cadence Online Support or other online sources. 

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
Reply
  • John T
    +1 John T over 2 years ago

    Hi Ram1234, bond fingers are special pad types which are associated with wirebond technology. This area is generally known as Chip-on-Board assembly process, or  Direct Chip Attachment (DCA). Wires and fingers are “read only” inside Allegro PCB Designer and these packages can be generated in the Advanced Package Designer Plus and System In Package (SIP) tool suites. Due to the special nature of this technology, additional rules should be set according to the assembly principles surrounding this die attach methodology. 

    More information can be found in IPC-SM-784; Guidelines for Chip-on-Board Technology Implementation, on the Cadence Online Support or other online sources. 

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Reject Answer
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information